Produktbild: Real-Time Systems Design 4E

Real-Time Systems Design 4E

186,99 €

inkl. gesetzl. MwSt., Versandkostenfrei


Beschreibung

Produktdetails

Einband

Gebundene Ausgabe

Erscheinungsdatum

04.11.2011

Abbildungen

Charts: 100 B&W, 0 Color; Photos: 100 B&W, 0 Color

Verlag

John Wiley & Sons

Seitenzahl

584

Maße (L/B/H)

24/16,1/3,6 cm

Gewicht

1035 g

Auflage

4th edition

Sprache

Englisch

ISBN

978-0-470-76864-8

Beschreibung

Produktdetails

Einband

Gebundene Ausgabe

Erscheinungsdatum

04.11.2011

Abbildungen

Charts: 100 B&W, 0 Color; Photos: 100 B&W, 0 Color

Verlag

John Wiley & Sons

Seitenzahl

584

Maße (L/B/H)

24/16,1/3,6 cm

Gewicht

1035 g

Auflage

4th edition

Sprache

Englisch

ISBN

978-0-470-76864-8

Herstelleradresse

Libri GmbH
Europaallee 1
36244 Bad Hersfeld
DE

Email: gpsr@libri.de

Noch keine Bewertungen vorhanden

Verfassen Sie die erste Bewertung zu diesem Artikel

Helfen Sie anderen Kundinnen und Kunden durch Ihre Meinung.

Kundinnen und Kunden meinen

Bewertungen (0)

Die Leseprobe wird geladen.
  • Produktbild: Real-Time Systems Design 4E
  • Preface xv
     
    Acknowledgments xxi
     
    1 Fundamentals of Real-Time Systems 1
     
    1.1 Concepts and Misconceptions, 2
     
    1.1.1 Definitions for Real-Time Systems, 2
     
    1.1.2 Usual Misconceptions, 14
     
    1.2 Multidisciplinary Design Challenges, 15
     
    1.2.1 Influencing Disciplines, 16
     
    1.3 Birth and Evolution of Real-Time Systems, 16
     
    1.3.1 Diversifying Applications, 17
     
    1.3.2 Advancements behind Modern Real-Time Systems, 19
     
    1.4 Summary, 21
     
    1.5 Exercises, 24
     
    References, 25
     
    2 Hardware for Real-Time Systems 27
     
    2.1 Basic Processor Architecture, 28
     
    2.1.1 Von Neumann Architecture, 29
     
    2.1.2 Instruction Processing, 30
     
    2.1.3 Input/Output and Interrupt Considerations, 33
     
    2.2 Memory Technologies, 36
     
    2.2.1 Different Classes of Memory, 36
     
    2.2.2 Memory Access and Layout Issues, 38
     
    2.2.3 Hierarchical Memory Organization, 41
     
    2.3 Architectural Advancements, 43
     
    2.3.1 Pipelined Instruction Processing, 45
     
    2.3.2 Superscalar and Very Long Instruction Word Architectures, 46
     
    2.3.3 Multi-Core Processors, 48
     
    2.3.4 Complex Instruction Set versus Reduced Instruction Set, 50
     
    2.4 Peripheral Interfacing, 52
     
    2.4.1 Interrupt-Driven Input/Output, 53
     
    2.4.2 Direct Memory Access, 56
     
    2.4.3 Analog and Digital Input/Output, 58
     
    2.5 Microprocessor versus Microcontroller, 62
     
    2.5.1 Microprocessors, 62
     
    2.5.2 Standard Microcontrollers, 64
     
    2.5.3 Custom Microcontrollers, 66
     
    2.6 Distributed Real-Time Architectures, 68
     
    2.6.1 Fieldbus Networks, 68
     
    2.6.2 Time-Triggered Architectures, 71
     
    2.7 Summary, 73
     
    2.8 Exercises, 74
     
    References, 76
     
    3 Real-Time Operating Systems 79
     
    3.1 From Pseudokernels to Operating Systems, 80
     
    3.1.1 Miscellaneous Pseudokernels, 82
     
    3.1.2 Interrupt-Only Systems, 87
     
    3.1.3 Preemptive Priority Systems, 90
     
    3.1.4 Hybrid Scheduling Systems, 90
     
    3.1.5 The Task Control Block Model, 95
     
    3.2 Theoretical Foundations of Scheduling, 97
     
    3.2.1 Scheduling Framework, 98
     
    3.2.2 Round-Robin Scheduling, 99
     
    3.2.3 Cyclic Code Scheduling, 100
     
    3.2.4 Fixed-Priority Scheduling: Rate-Monotonic Approach, 102
     
    3.2.5 Dynamic Priority Scheduling: Earliest Deadline First Approach, 104
     
    3.3 System Services for Application Programs, 106
     
    3.3.1 Linear Buffers, 107
     
    3.3.2 Ring Buffers, 109
     
    3.3.3 Mailboxes, 110
     
    3.3.4 Semaphores, 112
     
    3.3.5 Deadlock and Starvation Problems, 114
     
    3.3.6 Priority Inversion Problem, 118
     
    3.3.7 Timer and Clock Services, 122
     
    3.3.8 Application Study: A Real-Time Structure, 123
     
    3.4 Memory Management Issues, 127
     
    3.4.1 Stack and Task Control Block Management, 127
     
    3.4.2 Multiple-Stack Arrangement, 128
     
    3.4.3 Memory Management in the Task Control Block Model, 129
     
    3.4.4 Swapping, Overlaying, and Paging, 130
     
    3.5 Selecting Real-Time Operating Systems, 133
     
    3.5.1 Buying versus Building, 134
     
    3.5.2 Selection Criteria and a Metric for Commercial Real-Time Operating Systems, 135
     
    3.5.3 Case Study: Selecting a Commercial Real-Time Operating System, 138
     
    3.5.4 Supplementary Criteria for Multi-Core and Energy-Aware Support, 140
     
    3.6 Summary, 142
     
    3.7 Exercises, 143
     
    References, 146
     
    4 Programming Languages for Real-Time Systems 149
     
    4.1 Codi